m255
K3
13
cModel Technology
Z0 dD:\ECDAV_course\EDU_LAB\FPGA_LAB\fir_lab\ram_fir\hdl\modelsim
T_opt
VjhV]?:7b0EKKF<Y7@j0WD2
04 9 4 work testbench fast 0
=1-4437e6a4cdf2-50e3feb1-72-4278
o-quiet -auto_acc_if_foreign -work work
n@_opt
OE;O;10.0c;49
Z1 dD:\ECDAV_course\EDU_LAB\FPGA_LAB\fir_lab\ram_fir\hdl\modelsim
vdut_in_data
VE7ZQ?kIDX@bLm<]M:hj:^2
r1
31
I<Uj@YECGF>T11XDChW@[n1
R1
Z2 w1362018760
Z3 8D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/dut_in_out.v
Z4 FD:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/dut_in_out.v
L0 7
Z5 OE;L;10.0c;49
Z6 !s108 1362563288.483000
Z7 !s107 D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/dut_in_out.v|
Z8 !s90 -reportprogress|300|-work|work|-vopt|-vlog01compat|-nocovercells|D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/dut_in_out.v|
Z9 !s102 -nocovercells
Z10 o-work work -vlog01compat -nocovercells -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s85 0
!s100 OI<OM3YDf?09]<9YnWhA42
vDUT_IN_ROM
V1NCQ9YMR[Zki]gI`U[I;V3
r1
31
Ia;?MGIL9UNeXCEbMA3Llo3
R1
w1362563259
8D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/DUT_IN_ROM.v
FD:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/DUT_IN_ROM.v
L0 8
R5
R9
R10
n@d@u@t_@i@n_@r@o@m
!s85 0
!s100 z?A4^9aEn;0kz5oJ8Ro>g2
!s90 -reportprogress|300|-work|work|-vopt|-vlog01compat|-nocovercells|D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/DUT_IN_ROM.v|
!s108 1362563288.033000
!s107 D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/DUT_IN_ROM.v|
vdut_out_data
VM?lW;COBAK[KjO8]TRgL<3
r1
31
IzgbDI3=6aNN4cF>VNDJCi2
R1
R2
R3
R4
L0 131
R5
R6
R7
R8
R9
R10
!s85 0
!s100 h?ll8^J5CLl<_NikO>J1W1
vdut_out_dpram
V;>inKJDn;5?LQZP^VVYMG0
r1
!s85 0
31
I?B^39l4UZ]CN3<4<k9LYO3
R1
R2
R3
R4
L0 198
R5
R6
R7
R8
R9
R10
!s100 h=;Cz2zBO@^kgzWo7U>`^3
vfir1_coeff
IZ?@]aZmGX9A>g05BQjW:G0
VbJ=BiR^D=J_:DKD@KzGQD2
R1
w1361179080
8D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/fir1_coeff.v
FD:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/fir1_coeff.v
L0 8
R5
r1
31
R9
o-work work -nocovercells -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s100 P9T<U6a<b`8n9@ZPWP?lO2
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/fir1_coeff.v|
!s108 1361181557.442000
!s107 D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/fir1_coeff.v|
!s85 0
vfir1_coeff_rom
V:7R8`>lW=5cW^;Id`BS`P1
r1
31
I`Ob=?zf8>hIe7]gG`Z>Ei1
R1
w1362559514
8D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/fir1_coeff_rom.v
FD:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/fir1_coeff_rom.v
L0 8
R5
R9
R10
!s85 0
!s100 zYzUH1<ERCSR9Q]:>KR0m3
!s90 -reportprogress|300|-work|work|-vopt|-vlog01compat|-nocovercells|D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/fir1_coeff_rom.v|
!s108 1362563288.663000
!s107 D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/fir1_coeff_rom.v|
vfir_dpram
VH=Z:EkQoN3DNc9[NaBh7A2
r1
31
IDXTUHj@5?mVA`c9j9?zVa3
R1
Z11 w1362015733
Z12 8D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/testbench.v
Z13 FD:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/testbench.v
L0 187
R5
Z14 !s108 1362563288.264000
Z15 !s107 D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/testbench.v|
Z16 !s90 -reportprogress|300|-work|work|-vopt|-vlog01compat|-nocovercells|D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/testbench.v|
R9
R10
!s85 0
!s100 Z83W^nVFiQ:<FJ[=fb?Bi3
vfir_inst
V0gWkU7=Ioc_8VOUZH0B?a3
r1
31
IzA>B>z7O3B`i54d27^HO31
R1
R11
R12
R13
L0 101
R5
R14
R15
R16
R9
R10
!s85 0
!s100 [AJDNL]4[?i?L:Ak?OEUF1
vgen_clk_rst
Vo:D<iF0=9el7mWg35Jg]N0
r1
31
I@mZVcL?H5GEA3AcSBnVSj0
R1
R11
R12
R13
L0 250
R5
R14
R15
R16
R9
R10
!s85 0
!s100 fM4TgLN3c?=]]d`<47:lT3
vram_fir
VBRMo6NQB]73bfbTNL`?=20
r1
31
I;UFV3F<DQn=2ZznhMYY3?2
R1
Z17 w1361953929
Z18 8D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/ram_fir.v
Z19 FD:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/ram_fir.v
L0 4
R5
Z20 !s108 1362563288.126000
Z21 !s107 D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/ram_fir.v|
Z22 !s90 -reportprogress|300|-work|work|-vopt|-vlog01compat|-nocovercells|D:/ECDAV_course/EDU_LAB/FPGA_LAB/fir_lab/ram_fir/hdl/src/ram_fir.v|
R9
R10
!s85 0
!s100 A@WNlj23IoXB^Y_Ilbg5o0
vram_fir_pe
VYI53^]:YBF[WYQzF?^1<m0
r1
31
I8IIMGO]FNdW<hbWICzc7Y0
R1
R17
R18
R19
L0 257
R5
R20
R21
R22
R9
R10
!s85 0
!s100 NAz22CYDM2j8hG=QaLQ_>1
vtestbench
V9SaLK_lP^zU29Y@Tk`VgJ0
r1
31
IkBX@NmJ_[_cmH5oo2BN:b1
R1
R11
R12
R13
L0 5
R5
R14
R15
R16
R9
R10
!s85 0
!s100 g;HbB_:PQ965BG^fV2GHX0
