


FPGA 实验

项目创建、编译和下载


中国传媒大学 数字化工程中心 杜伟韬
duweitao@cuc.edu.cn

新建项目




- 填写项目名称和顶层设计的名称
- 最好填写成一样

先不用添加文件





选择电路板对应的FPGA芯片



下图为选择DE0开发板对应芯片



后续步骤，直接Next到Finish




新建一个BDF 文件




- 然后另存文件
- 注意文件名和顶层设计的名称保持一致

双击BDF文件空白处，放入一个input管脚




再放一个OUTPUT，和INPUT相连接，设定管脚名称




- 到此，我们设计了一根可编程的导线

查阅DE0手册中的管脚对应



- 可以查阅到拨码开关和LED灯，和FPGA管脚编号的对应关系。



指派管脚

The screenshot displays the Quartus II Pin Planner interface. The 'Assignments' menu is open, highlighting the 'Pin Planner' option. The 'Groups' window shows a table with the following data:

Node Name	Direction	Location	I/O Bank
LED	Unknown	PIN_J1	1
SW	Unknown	PIN_J6	1
<<new node>>			

The 'Top View - Wire Bond' window shows the physical layout of the Cyclone III - EP3C16F484C6 device with pins J1 and J6 highlighted. The 'PIN_J1' window is also visible, showing the signal name and location.

- 设定信号名称和管脚的对应关系

学生实验

- 仿照本实验，请完成以下任务
 - 用1个拨码开关控制所有的LED灯亮灭